Abstract In this invited paper, both binary and nonbinary LDPC codes suitable for optical transmission systems are described. The corresponding FPGA implementation has been discussed as well. The use of adaptive LDPC coding to deal with time-varying optical channel conditions is described as well.
I. INTRODUCTION
The forward error correction (FEC) based on low-density parity-check coding, represents one of the key enabling technologies for the next generation of optical transmission systems [1] - [4] . In this invited paper, we describe both binary and nonbinary LDPC codes suitable for use in optical communications. Several attractive classes of LDPC codes, recently proposed for optical communications including staircase, spatially-coupledlike, and convolutional LDPC codes are related here to the irregular quasi-cyclic (QC) LDPC code design derived from the pairwise block designs (PBDs).
Then we discuss the LDPC decoding algorithms, with spatial attention being devoted to iterative decoding algorithms suitable for FPGA implementation. To deal with time-varying optical channel conditions several strategies for code rate adaptation have been discussed such as (1) partial reconfiguration of the parity-check matrix of a template regular QC-LDPC code, (2) puncturing, (3) shortening, and (4) the re-encoding strategy.
We also describe a rate adaptive LDPC coding scheme we introduced in [2] , exhibiting the following unique features: (i) unified hardware architecture has been used for different code rates, (ii) it offers flexibility in rate adjustment, and (iii) it has low implementation complexity.
II. RATE ADAPTIVE CODING ENABLED BY IRREGULAR
QC-LDPC CODING DERIVED FROM PBD In this section, we briefly describe the nonbinary (NB) irregular QC-LDPC code design derived from PBDs, introduced in [5] (see also [1] ), defined over GF(q). The binary LDPC code is just a special case of this code design for q=2. We first introduce the concept of PBD. The starting point in PBD definition is the set V of size v, representing a set of elements (points), with any subset being called a block. The pairwise balanced design PBD(v,K,) is defined as a collection of blocks of different sizes taken from set K on such a way that every pair of points is contained in  of the blocks. The paritycheck matrix of irregular NB QC-LDPC codes based on PBDs is given by Eqn. 1, introduced in [5] . In Eqn. (1) I denotes BB identity matrix (with B being a prime number), P is the permutation matrix of the same size defined as P=(pij)BB, pi,i+1=pB,1=1 (zero otherwise); and r and c represent the number of block-rows and blockcolumns, respectively. Further, we use {bij} to denote the points of the i-th block in PBD(r,K,), with the largest size of block k in set of sizes K satisfying the inequality kr.  i are nonzero elements of Galois field of size q, denoted as GF(q). Finally, the I(bij) denotes the indicator function, which takes the value 1 for the existing point within the i-th block, and 0 for the non-existing point. To summarize, only those submatrices for which indicator function has value 1 will be preserved from template (mother), regular, QC-LDPC code design. Given the fact that PBDs have regular mathematical structure that can be algebraically described, the irregular NB QC-LDPC codes derived from PBDs have the complexity comparable or lower to that of regular NB QC-LDPC code design. (1) By employing different PBDs, different classes of codes can be derived for this template code including staircase, spatially-coupled-like, and convolutional LDPC codes, as discussed in [1] , [5] .
In the remainder of this section, we discuss few strategies for code rate adaptation. The code rate adaptation can be performed by partial reconfiguration of decoder based on Eqn. (1), for a fixed codeword length, by changing the size of the permutation matrix P while keeping the number of block rows constant, and/or by varying the number of employed block-rows while keeping P fixed. It is also possible to perform the puncturing of parity symbols in original code (N,K,d) to obtain a linear block code (Np,K,dp), dpd, where p is the number of removed parity symbols. It is also possible to apply shortening, by removing the certain number of block-columns from Eqn. (1). Unfortunately, when either shortening or puncturing is applied to LDPC code design, an early error floor phenomenon can be introduced. This is the reason why the re-encoding approach has been introduced in [1] (and references therein), in which the adaptive LDPC encoder encapsulates the last L symbols of the proceeding codeword and the incoming KL information symbols into a K-symbol vector. The actual code rate is R'=(KL)/(NL), where 0<L<K and can be tuned easily in the range (0, R] (R=K/N is the code rate of template code) by adjusting the re-encoded data size L. 
or pre-determined number of iterations has been reached then stop, otherwise go to step 1). Because the c-node update rule involves log and tanh functions, it is computationally intensive, and there exist many approximations. The very popular is the min-sumplus-correction-term approximation, in which the "boxplus" operator  has been expressed as
where c(x,y) denotes the correction factor defined by
commonly implemented as a look-up table (LUT). Given the fact that |c(x,y)|<0.693, very often this term can be ignored. Another popular decoding algorithm is min-sum algorithm in which we simply ignore the correction term in (2).
IV. RATE ADAPTIVE FPGA DECODER ARCHITECTURE
In our recent paper [2] , we proposed a rate adaptive LDPC code design, in which code design consisted of two steps: (1) a large-girth QC-LDPC code is designed based on Eqn. (1); (2) the parity-check matrix is modified either by puncturing several rightmost columns or doping selected single-parity check (SPC) codes with simple linear block codes. For coarse-tuning we shorten the code by removing several block-columns from the paritycheck matrix, while for fine tuning we replace selected number SPCs with low-complexity LBCs.
For SPC nodes, the check-node update rule based on Eqn. (2) is used. For generalized parity-checks, derived from LBCs, the maximum a posteriori probability (MAP) decoding based on BCJR algorithm is used. The corresponding FPGA decoding architecture is summarized in Fig. 1 , where Fig. 1(left) represents an overview of the reconfigurable binary LDPC decoder, which is composed memories and processors. The processors can be classified into following categories: (i) variable-node processor (VNP) corresponding to step 2); (ii) scaled min-sum check-node processor (SMS-CNP) corresponding to scaled version of Eqn. (2), (iii) MAP based CNP, referred here as generalized-CNP, employing BCJR algorithm on trellis of corresponding LBC, and (iv) early termination unit (ETU). Four sets of block RAMs are used in the implementation of rate adaptive LDPC decoder: (i) block RAM that stores the channel LLRs, (ii) block RAM that stores the messages from check-nodes to variable-nodes, (iii) block RAM storing the decoded bits, and (iv) additional block RAM inside each CNP storing the intermediate values. Additional details of this rate adaptive FPGA decoding architecture as well as the emulation results will be presented at the conference.
